Note Title 31-08-2012

Aug - 31.

csl211.ropar@gmail.com

1) Computer A

4 GHz

Computer B

3 GHz



1.2 billion transistors

Program



1) How does the hardware know when inst 1 has finished?

Simple Solution: Pass a token from inst 1 to inst. 2

- Adder
  - How do you know when the adder has finished?





It is very hard to electronically detect that your computation is over.

Approach

Implicit constraint/contract

Designer

Ensure that the adder can complete its addition by 2ns. (T) (Irrespective of the input)

---

after time (T) the hardware will assume that the addition is over, It will use the result for other purposes.

Designer / guarantee a certain time, T

Software simulation tools (EDA tool) Electronic Design & Automation.

GALS: Globally asynchronous locally synchronous.



(Token passing)

- Complicated
- You can have too many tokens
- managing tokens is difficult

Discretize Time

Globally synchronous

Clock



-fed to every single circuit element
adder, multiplier, divider

Every circuit element synchronizes itself to the bell.

clock cycle

clock frequency = $\frac{1}{\text{clock cycle}}$

2 GHz : 500 ps

Represent time in clock cycles

Latency of adder: 1 cycle
multiplier: 2 cycle

+ eliminates the need for tokens



Google: Overclockers.

CPU Performance: $\frac{1}{(\text{seconds}/\text{Program})}$

Measure the wall clock time.

$$\text{Perf} = \frac{1}{\#\text{seconds}/\#\text{Programs}}$$

$$= \#\text{Programs} \cdot \frac{\#\text{Programs}}{\#\text{seconds}}$$

$$= \frac{\#\text{Programs}}{\#\text{insts}} \times \underbrace{\frac{\#\text{insts}}{\#\text{cycles}}}_{(\text{IPC})} \times \underbrace{\frac{\#\text{cycles}}{\#\text{seconds}}}_{\frac{1}{}\ (\text{frequency})}$$

[Instructions per cycle]

$CPI = \frac{1}{IPC}$

$$\left(Perf = \frac{IPC \times f}{\#\ insts\_per\_prog} \right)$$ Performance Equation

$f \longrightarrow$ Hardware, Technology, Signal Integrity

Power & Temperature

$P \alpha C V^2 f$ ----- $(V \alpha f)$

C → capacitance

V → supply voltage

f → freq.

$P \alpha f^3$ (Thumb rule)

- Double the freq.
- Power becomes 8 times

IPC → Architecture dependent parameter

insts per program (dynamic) → { Programmer + compiler

$$\text{Perf} \propto \frac{(\text{Technology})(f) \times (\text{Architecture})\ \boxed{\text{IPC}}}{\#\text{ insts per prog (compiler)}}$$