

Aug-31


csl211.rofar@gmail.com

1) Computer A

4 GHz

Computer B

3 GHz



1.2 billion transistors

Program


- 1) $a = b + c$ [2...3.2 ns]
 - 2) $d = e + a$
 - 3) $f = d \times 2$
 - 4) $g = \sqrt{f}$
-

1) How does the hardware know when inst 1 has finished?

Simple Solution: Pass a token from inst 1 to inst. 2

↳ Adder

↳ How do you know when the adder has finished?



It is very hard to electronically detect that your computation is over.

Approach

Implicit constraint/contract



Designer

Ensure that the adder
can complete its addition
by ^(T) 2ns. (Irrespective of
the input)


after time (T) the hardware will assume
that the addition is over, It will use the
result for other purposes.

Designer / guarantee a certain time, T

Software simulation tools

(EDA tool) Electronic Design & Automation.


GALS: Globally asynchronous locally synchronous.
(Token passing)




- Complicated
- You can have too many tokens
- managing tokens is difficult

Discretize Time

Globally synchronous



Every circuit element synchronizes itself to the bell.



$$\text{clock frequency} = \frac{1}{\text{clock cycle}}$$

2 GHz : 500 ps

Represent time in clock cycles

latency of adder: 1 cycle
multiplier: 2 cycle

+ eliminates the need for tokens



Google: Overclockers.

CPU Performance: $\frac{1}{(\text{seconds}/\text{program})}$

Measure the wall clock time.

$$\text{Perf} = \frac{1}{\# \text{ seconds} / \# \text{ Programs}}$$

$$= \frac{\# \text{ Programs}}{\# \text{ seconds}}$$

$$= \frac{\# \text{ Programs}}{\# \text{ insts}} \times \underbrace{\frac{\# \text{ insts}}{\# \text{ cycles}}}_{(\text{IPC})} \times \underbrace{\frac{\# \text{ cycles}}{\# \text{ seconds}}}_{(\text{frequency})}$$

[Instructions per cycle]

$$CPI = \frac{1}{IPC}$$

$$\left(Perf = \frac{IPC \times f}{\# \text{ insts. per. prog}} \right) \text{ Performance Equation}$$

$f \rightarrow$ Hardware, Technology, Signal Integrity

Power & Temperature

$$P \propto C V^2 f_{\text{freq.}} \quad \text{---} \quad (V \propto f)$$

↑ ↑
capacitance supply voltage

$$P \propto f^3 \text{ (Thumb \& rule)}$$

- Double the freq.
- Power becomes 8 times

IPC \rightarrow Architecture dependent parameter

insts per program \rightarrow $\left\{ \begin{array}{l} \text{Programmer} \\ + \\ \text{Compiler} \end{array} \right.$
(dynamics)

$$\left\{ \begin{array}{l} \text{Perf } \alpha \\ \text{C(technology)} \times \text{C(architecture)} \\ \hline \text{IPC} \\ \text{\# insts - per - prog} \\ \text{(compiler)} \end{array} \right.$$