


Aug - 17

Machine Representation

ARM Instruction →   
32 bit



①

# ARITH/LOGICAL

[Short Cut - 1]

Extensions:

if (j == 0)  
a = b + c;

ADD <sup>suffix</sup> EQ

Do the addition iff the comparison before it detected an equality

ADDEQ is a conditional instruction

- NE → Not equal
- GT → Greater than
- LT → Less than

- GE → >=
- LE → <=
- PL → positive
- MI → Negative

- HI → unsigned higher
- LO → unsigned lower

# CPSR

①

```

CMP Rj, #0
BNE .exit
ADD Ra, Rb, Rc

```

Short Cut

②

```

CMP Rj, #0
ADDEQ Ra, Rb, Rc

```

? where does the cmp instruction store its result.

Ans: CPSR

Current Program Status Register



cmp (is actually doing a sub)

$\left[ \begin{array}{l} N \rightarrow \text{Negative} \\ Z \rightarrow \text{Zero} \\ C \rightarrow \text{Carry out} \\ F \rightarrow \text{Overflow} \end{array} \right]$

EQ  $\rightarrow (Z == 1)$   
 NE  $\rightarrow (Z == 0)$   
 GT  $\rightarrow ((N == 0) \&\& (Z == 0))$   
 GE  $\rightarrow (N == 0)$   
 LT  $\rightarrow (N == 1)$   
 LE  $\rightarrow ((N == 1) \parallel (Z == 1))$

$\overset{5}{\text{CMP}} \overset{3}{R_1}, R_2$       $\gamma = 5 - 3$

$$\begin{array}{r} 5 \\ -3 \\ \hline 2 \end{array}$$

$5 == 3$

GT  
 $5 > 3$   
 $\left[ \begin{array}{l} \gamma \geq 0 \\ \gamma \neq 0 \end{array} \right]$

$\overset{3}{\text{CMP}} \overset{5}{R_1}, R_2$

$\gamma = 3 - 5$

## ShortCut -2

cmp is not the only instruction that can set the csr.

You can add a S suffix to any instruction to make it set the csr accordingly

C:

```
tmp = a + b;  
if (tmp == 0)  
    z = i + j;
```

```
{ ADD    Rtmp, Ra, Rb  
  *CMP   Rtmp, #0  
  ADDEQ  Rz, Ri, Rj
```

4 inst. sequence



2 inst. sequence

[ ADDEQ  
 ADDS ]


```
ADDS  Rtmp, Ra, Rb  
ADDEQ Rz, Ri, Rj
```

↓                      ↙ 2

## Shortcuts for Arith/Logi insts.

- ① ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, LSL R<sub>4</sub>  
 $R_1 = R_2 + R_3 \ll R_4$
- ② ADDEQ
- ③ ADDS

## Format of Assembly Insts.



1110  
(14) } ALWAYS  
LE  
⋮

F : 00 → Arith/Logical  
01 → LD/STR  
10 → Branch

I → is src2 an immediate (constant)

Opcode :  
4

16 } MUL  
ADD  
SUB  
: shift





S : 1 : set cpsr  
0 : Do not set cpsr

Rsrc1 : Register for source 1

Rd : Register for destination

Remaining  
12 bits.


Src2 is a reg



(A) ADD R1, R2, R3, LSL R4 ✓ 😊


↔ (B) ADD R1, R2, R3, LSL #2 ✓ 😊

We still have 8 bits left



decisions: differentiate between case (A) and (B)

Type of shift operation (1)



Shifting by an immediate:

Use  $\frac{SI}{5} \rightarrow \underline{0 \rightarrow 31}$ .

Shifting by a register:

You need 4 bits  
You have 5 bits ✓

(Problem Solved)



$I = 1$

E.g.  $\underbrace{\text{ADD } R_1, R_2, \#10}_{20 \text{ bits}} \quad \underbrace{\hspace{1cm}}_{12}$

We have 12 bits for representing the immediate.


But, an immediate can be very large (up to 32 bits)

We need to somehow compromise.

Ans:

Encode as many numbers as possible using the 12 bits that we have.

# Aem Solution



8 bit part → payload


4 bit part → offset  
 $[0-15] \times 2 = [0, 2, 4 \dots \dots 28, 30]$

Number = payload ROR (2 x offset)



20  
ADD R3, R2,

# 0x(FE)0000  
payload



TRICKY  
EXPECT EXAM Q

# 02 E0 00 00 OF


2	F/E
---	-----

# 02 00 FE 00 00<sup>FE</sup>

8	F/E
---	-----


Read this in the book (Very tricky)

LD/STR



I, S bits do not make sense for LDR/STR

Note



Pre-indexed  
++i;

LDR R1, [R4, #4]!

R1 ← mem[R4 + 4]

R4 ← R4 + 4


Post-indexed  
i++;

LDR R1, [R4], #4

R1 ← mem[R4]

R4 ← R4 + 4

Saving an increment and a shift in case of array access.



PC → oldPC + 8 + I × 4

Next Class

Adders -