



Nov - 8





Multicore.




Parallel Program

PROGRAM




Ex: Add : 1 to 10^6

- 1) Divide the set of numbers into four parts
- 2) Each processor computes its partial sum.
- 3) Final sum = Sum of partial sums




Physical
Org.




Virtual
Org

Cache Coherence: Make a distributed set of caches behave as one unified single cache.



SUB-PROGRAMS





Software Thread:

Private: Registers, PC, stack

Shared: global, heap, program (text)


C → google for pthreads

PROCESS → Instance of a running program



Two processes do not share anything between each other.

Example



$$x=0, y=0$$

T_1 :

- ① $x=1$
- ② $r_1=y$

T_2 :

- ③ $y=1$
- ④ $r_2=x$

Q: $(r_1=0, r_2=0)$ possible?

Set of possible outcomes:

$$\begin{aligned} x &= 1 \\ r_1 &= y \\ y &= 1 \\ r_2 &= x \end{aligned}$$

$$\begin{array}{cc} r_1 & r_2 \\ 0 & 1 \end{array}$$

$x = 1$	r_1	r_2
$y = 1$		
$r_1 = y$	1	1
$r_2 = x$		
<hr/>		
$y = 1$	r_1	r_2
$r_2 = x$	1	0
$x = 1$		
$r_1 = y$		

When instructions execute in program order.

$(r_1 = 0, r_2 = 0)$ Not possible

Sequential Consistency

On Intel Multicores:

$(r_1 = 0, r_2 = 0)$ is possible

Seq. Consistency
for different addresses

$R \rightarrow W$
 $W \rightarrow W$
 $R \rightarrow R$
 $W \rightarrow R$



INTEL
TSO consistency
for diff.
addresses.

$R \rightarrow W$
 $W \rightarrow W$
 $R \rightarrow R$
 $W \not\rightarrow R$

Memory access rules for different addresses
→ memory consistency.

Multi-Threaded Processor.



fine-grained multi-threading:



coarse grained multi-threading.

switches on an event
→ L2 miss

hyper-
threading



Simultaneous Multi-Threading (SMT)

