

Sep - 27

SUBN

(Subtract and Branch if negative)




$$A + B = A - (0 - B)$$

Sub is inherently more powerful than an add.


OISC - One instruction set computer

Turing Machine




(5)

Church-Turing Thesis



$S = 1$
 $S = 0$

①



Properties of an instruction set:

- Complete {Necessary}

Desirable: 1) finite and preferably few instructions
[CONCISE]

ARM, MIPS, x86
(INTEL)

2) GENERIC - All common ops. should be on inst. assigned to them

3) SIMPLE -

4) REGULAR

	COMPLETE	GENERIC	SIMPLE	REGULAR
ARM	✓	✓	RISC { ✓	✓
MIPS	✓	✓	✓	✓
x86	✓	✓	CISC { X	X

MIPS Instruction Set

32 registers: 0 ... 31

0 → special register

(always set to zero)

no register for holding the pc.

sp → stack pointer

ra → (lr in ARM)


No, conditional instructions

Arith-logical.

add r_1, r_2, r_3 ($r_1 = r_2 + r_3$)
sub/ r_1, r_2, r_3 ($r_1 = r_2 - r_3$)

and/or/not sl → shift left srl → shift right

representation: R-format



r_d - destination register
 r_s → SRC1
 r_t → SRC2

I-format Instructions

addi $r_1, r_2, 30$
subi

Instructions that take an immediate as the second operand have a different opcode.

* The immediate in MIPS is 16 bits long

load a 32 bit constant

addi $r_1, r_0, \overset{\downarrow=0}{(16 \text{ bits})}$


lui $r_1, \langle \dots 16 \text{ bits} \rangle$

[load upper immediate]


load/store.

lw, $r_1, 20(r_2)$

sw, $r_1, 20(r_2)$



I-format



base register

Branches in MIPS : (NO CPSR)

(I-format)

$\left. \begin{array}{l} \text{beq } r_1, r_2, 200 \\ \text{bne } r_3, r_4, 300 \end{array} \right\}$

beq : if $(\text{value}(r_1) == \text{value}(r_2))$

$PC = 4 + \text{offset} \times 4$

Jump Instructions.

j	j ^(I) r.	jal
(jump)	(jump to value saved in register)	(same as bl in ARM)


ARM
Equivalent }

B

MOV PC, Rx

BL

J-Format (j, jal)



Summary:

- 1) Go to Wikipedia: Study the One Instruction Set Computer.
- 2) How do you know that an ISA can represent all programs?

Prove that it is equivalent to a Turing Machine.

3) Turing machine: Mathematical machine with a tape and tape-head.

4) MIPS ISA: (Not very different from ARM)

Differences:

	MIPS	ARM
Registers	32	16
Special Regs.	sp, ra (lr), zero	sp, lr, pc, CPSR
Imm. Size	16 bits	12 bits.

Imm. Inst.

Formats:

Branches:

Separate

R, I, J

beq, bne | Two regs.
(no case)

Same.

Slightly complex

No reg.
as argument