


August 7th


Note Title

07-08-2012


Instruction format




14 - ALWAYS




Number : Payload ROR (2xoffset)



x2) Register Operand



3) Shifted register



ADD R3, R2, R1, LSL R0

ADD R3, R2, R1, ROR #29

Load/Store



Usage

LDREQ R2, [R4, R3, LSL R0]

STRNE R2, [R4, R3, LSR #9]

for (i=0; i<100; i++)
A[i]=0;


STR R0, [R5, R1, LSL #2]
X ADD R1, R1, #1

pre-indexed
mem[R5+4]=R0 ← STR R0, [R5, #4]!

mem[R5]=R0 ← Or
post-indexed STR R0, [R5], #4

$R5 = R5 + 4$ (pre/post)

Branches



- 1 B 1000
- 2
- 3

$$\text{new PC} = \text{old PC} + 1000 + \boxed{8}$$

MOV R0, PC