




# Nov 2nd Report


## Multi-Level Page Tables.




### Single Level.



Insight:





## Alternative Organization:

Modify the single level

page table  $\rightarrow$  set associative cache.

$$\frac{400 \text{ MB}}{4 \text{ kB}} = \underline{\underline{1024}}$$


Cache Entries can be thrown out

Page Table Entries cannot be thrown out.


# Multi processors.



COMPILER



## Register.



$r_1 = r_2 + r_3$	$r_1 = r_2 + r_3$	$r_1 = 5$
$r_4 = 2 \times r_1$	$r_2 = 6$	$r_1 = 7$




X  
DON'T  
CREATE  
OR STALL


MEMORY.

NOT POSSIBLE TO PREDICT


(At runtime both addresses) evaluate to same




✓




STALL



✓  
FORWARD.




✓  
Do 2nd store



✓  
STALL  
OR FLUSH



✓  
NO PROBLEM  
(ENCOURAGED)



(AVOID)

Assume no data depend-ence


# FOUNDATIONS OF A MULTIPLE ISSUE PIPELINE




MULTI-PROCESSING


MULTI-THREADING

①



②





SW Definition  
Process: Program with a separate address space

Threads: Group of programs with same address space

HW definition  
Process: same as SW  
Thread: Same address space & multiple threads run on the same processor.