


Nov 21


Note Title

21-11-2011



Come prepared with definitions of: bus, mesh  
ring, 2d torus  
3d torus

Storage






Data is stored magnetically.



X Variable bit rate  
: same no. of sectors / track

Uniform bit rate  
diff. number of  
sectors / track.




1. Move the head to the correct track  
(seek time)
2. Rotational Latency: Wait for the correct sector to come below the head
3. Bandwidth (data read/written per second)

Total Latency of a disk access :



$$T_{\text{seek time}} + T_{\text{rot-latency}} + s/bw$$

$s \rightarrow$  data size

$bw \rightarrow$  bandwidth



swap  
space.



## Example


32 bit address space


Virtual Memory: 4 GB

Main Memory: 256 MB

Game: 1 GB (memory footprint)

768 MB + 256 MB  
(HARD DISK SWAP SPACE) (main mem.)






(start addr. on disk, num-bytes)

↓  
(addr in memory)

Once the DMA engine is done it sends an interrupt to the processor.



What happens to regular processor-memory traffic during a DMA transfer?



Burst Mode

DMA stops the processor.

Cycle Stealing Mode

# Commercial Computer System

$10^7$  customers

Per customer: 100 MB

Total size:  $10^7 \times 10^8$  bytes  
= 1 PB

Reliability U

MTTF  $\rightarrow$  Mean Time to

Failure  
MTTR  $\rightarrow$  Mean Time to  
Recovery

$$\text{Availability} : \frac{\text{MTTF}}{\text{MTTF} + \text{MTTR}}$$