


Oct 4th.

Note Title

04-10-2011

Branch Prediction:
1) Saturating Counter ✓
2) Bimodal ✓


```
✓ while (flag) {  
  if (flag) ✓  
    flag = 1;  
  ...  
}
```



$\overbrace{11011}^5$ ← Current Branch


New state: $\overset{0}{\circlearrowleft} 10110 \leftarrow 1$

New State: 01101



Correlating Predictors

Gag:





Let the value be v

$v \in [0, 1]$ (NT)

$v \in [2, 3]$ (T)


Gap

Global History



Local History

gselect



gshare





Fig.

$$(m \times 2^k + 2 \times 2^m)$$






Fig.



Tournament Predictor



$v \rightarrow$ Value of 2 bit Sat. Counter.

Predict: $v \in \{0, 1\}$ Use Pred 1
 $v \in \{2, 3\}$ Use Pred 2

Train: Both Correct OR Incorrect (do nothing)

Pred1 ✓

Pred2 ✗

✓--

Pred1 ✗

Pred2 ✓

✓++

Multiple Issue : (Pls. Read in the book).

1	IF	ID	EX	MEM	WB	
2	IF	ID	EX	MEM	WB	
3		IF	ID	EX	MEM	WB
4		IF	ID	EX	MEM	WB.

Support

- 1) Fetch: Ability to fetch 2 instructions
(consecutive)
- 2) ID/IF: Extra resources
- 3) Ex: More : 2 ALUs
- 4) MEM: 2 ports
- 5) WB: 2^{Reg.} Write ports.


For 1 2 2:

to eliminate


1) Compiler can schedule n register dependences between 1 2 2.

2) If it cannot make a 2-inst bundle insert no-ops.

3) For a LD-ST case (trouble) can be detected after EX



stall ① → ②



Forward value to LD

$\left[\begin{array}{l} \textcircled{1} ST \\ \textcircled{2} ST \end{array} \right] \times \text{skip}$

4) Branch: Make Branch label inst.
of bundle