


Aug 17<sup>th</sup>

Note Title

17-08-2011

## 1) Assembly Code Programming

Machine Model:



Register: Extremely fast storage media  
1 register can contain upto 4 bytes of data

# Administrative Trivia

1) Ensure that Linux works on your laptop

2) Ubuntu → Dual boot

→ Vmplayer.

---

Thursday	-	11-12 (busy)
		3-4:30 (busy)
Friday	-	4:45 - 6:15 (busy)

Do let me know if you find a slot


1) Room is free

2) All of you are free

Mail me by today evening

Logical Organization of the


memory system:



Very simple instruction:

C code.

$a = b + c;$



Assembly Code  
Register mapping  
 $a \rightarrow r_1, b \rightarrow r_2, c \rightarrow r_3$

ADD  $r_3, r_1, r_2$

Concise representation of an instruction.

$$\left. \begin{array}{l} a \leftrightarrow r_1 \leftarrow 4 \\ b \leftrightarrow r_2 \leftarrow 4 \\ c \leftrightarrow r_3 \leftarrow 4 \end{array} \right\} 12 \text{ bits}$$

[ Easily fit an instruction  
within 32 bits.

Conceptual Structure of the  
Program

- 1) Load data from memory into registers
- 2) Operate on registers

3) Store data from registers back to main memory.

Data Processing  
Instructions

ADD  $r_3, r_1, r_2$

ADD  $\rightarrow$  ARM assembly instruction

<instruction> <dest. reg.> <src. reg. 1>

<src. reg. 2>

$r_3 \rightarrow$  destination register

$r_2 \rightarrow$  source reg 1

$r_1 \rightarrow$  source reg 2

## Other DP Instructions

SUB  $r_3, r_1, r_2$  ( $r_3 = r_1 - r_2$ )

MUL  $r_3, r_1, r_2$  ( $r_3 = r_1 \times r_2$ )

Divide  $\rightarrow$  ARM instruction set before version 7 did not have divide  
 $\rightarrow$  After version 7

udiv  $r_3, r_1, r_2$  ( $r_3 = r_1 / r_2$ )

Assembly LSL  $r_3, r_1, r_2$  ( $r_3 = r_1 \ll r_2$ )  
(Logical Shift Left)  $r_3 = 2 \times 8 = 16$

LSR  $r_3, r_1, r_2$  ( $r_3 = r_1 \gg r_2$ )

Right Shift  
(-2)

ASR  $r_3, r_1, r_2$

( $r_3 = r_1 \gg r_2$ )

(w/ sign extension)

1110 (-2)

→

1 111 (+3)

Sign Extension: Right Shift a (+)ve number  
add 0 in the msb  
a (-)ve number  
add 1 in the msb  
Arithmetic Shift Right

LSR → assumes that num. is unsigned.

ASR → number is signed

Summary: LSL, LSR, ASR (Shift)

ADD, SUB, MUL, UDIV, SDIV (Arithmetic)

↑                      ↑  
unsigned              signed

Logical Instructions:

ORR  $r_3, r_1, r_2$  ( $r_3 = r_1 \mid r_2$ )

AND  $r_3, r_1, r_2$  ( $r_3 = r_1 \& r_2$ )

Format: Both operands were registers

$c = a + 2$

ADD  $r_3, r_1, \#2$  ( $r_3 = r_1 + 2$ )



2 → constant  
(immediate value)

ADD  $r_3, \#4, \#5$  (Not allowed)

The second operand can be an immediate (number) in all the instructions that we have studied up to now.

LSL  $r_3, r_1, \#2$

$$r_3 = r_1 \ll 2$$

$$\left[ \begin{array}{l} r_3 = r_1 + r_2 \\ \text{(register form)} \\ r_3 = r_1 + 2 \\ \text{(immediate form)} \end{array} \right.$$

Extended / Shifted Format

ADD r3, r1, r2, [LSL, LSR, ASR, ROR] #2 <sup>(< 32)</sup>

$$r_3 = r_1 + \begin{cases} r_2 \ll 2 & \text{LSL} \\ r_2 \gg 2 & \text{LSR} \\ r_2 \gg 2 & \text{ASR (Sign Ext'n)} \\ r_2 \text{ ROR } 2 & \text{ROR} \end{cases}$$

MOV & MVN instruction

R: MOV r3, r2 (r3 = r2)

I: MOV r3, #5 (r3 = 5)

S: mov  $r_3, r_1, \text{LSL} \#2$  ( $r_3 = r_1 \ll 2$ )

MVN : Move Not Not  $\rightarrow$  One's Comp.

R: MVN  $r_3, r_2$  ( $r_3 = \sim r_2$ ) Not 000  $\rightarrow$  111  
Not 010  $\rightarrow$  101  
^

MVN  $r_3, \#1$  ( $r_3 = \sim 1$ )

MVN  $r_3, r_2, \text{LSL} \#2$  ( $r_3 = \sim (r_2 \ll 2)$ )