


ARMv8 Architecture


Some Observations from ARMv7

Non-intuitive behaviors.



Some Observations from ARMv7

Non-multicopy atomic behavior



Major Changes

Simplified ARM model.

- Removes non-multicopy atomicity.

Introduce stronger memory accesses and weaker fences

Additional memory accesses:

- Release-store: STLR (L)
- Acquire-load: LDAR (L)

Additional Fences:

- Load DMB (dmbld)
- Store DMB (dmbst)

Rules of New Primitives

STLR and LDAR constrains data access movement

- Accesses before an STLR are 'barrier-ordered-before' the STLR
- LDAR is 'barrier-ordered-before' following accesses
- STLR is 'barrier-ordered-before' following LDAR

Fence Rules:

- dmbfull is a full fence
- dmbld orders a load (R) with a following load (R) or store (W)
- dmbst orders a store (W) with a following store (W)

ARMv8 Relations

Coherence-after: $ca = fr \cup mo$

Observed-by: $obs = rfe \cup fre \cup moe$

Dependency-ordered-before:

$$\begin{aligned}dob = &addr \cup data \\&\cup ctrl; [W] \\&\cup (ctrl \cup (addr; po)); [isb]; po; [R] \\&\cup addr; po; [W] \\&\cup (ctrl \cup data); moi \\&\cup (addr \cup data); rfi\end{aligned}$$

ARMv8 Relations

Atomic-ordered-before: $aob = \text{rmw} \cup [\text{range}(\text{rmw})]; rfi; [A]$

Barrier-ordered-before:

$$\begin{aligned} bob = & po; [\text{dmbfull}]; po \\ & \cup [L]; po; [A] \\ & \cup [R]; po; [\text{dmblld}]; po \\ & \cup [A]; po \\ & \cup [W]; po; [\text{dmbst}]; po; [W] \\ & \cup po; [L] \\ & \cup po; [L]; coi \end{aligned}$$

Ordered-before: $ob = (obs \cup dob \cup aob \cup bob)^+$

ARMv8 Axioms

$(po_x \cup fr \cup mo \cup rf)$ is acyclic

(internal/sc-per-loc)

ob is irreflexive

(external)

rmw \cap (fre; moe) = \emptyset

(atomicity)

Exercise

(1) Study the examples w.r.t ARMv8 model from:

- '*A Tutorial Introduction to the ARM and POWER Relaxed Memory Models*'.
- '*Herding cats: Modelling, Simulation, Testing, and Data-mining for Weak Memory*'.